Matt Venn's Avatar

Matt Venn

@mattvenn.net

Engineer and Technology Communication. On a mission to make ASICs more accessible. YosysHQ & Tiny Tapeout founder member. https://ZeroToASICcourse.com https://TinyTapeout.com

1,409
Followers
703
Following
383
Posts
09.05.2023
Joined
Posts Following

Latest posts by Matt Venn @mattvenn.net

Post image

Happy to announce I won the European Open Source Academy Special Recognition for Skills and Education! @eosa.bsky.social

www.zerotoasiccourse.com/post/eosa_aw...

07.03.2026 19:48 πŸ‘ 15 πŸ” 2 πŸ’¬ 2 πŸ“Œ 0
Preview
Dabao Evaluation Board for Baochip-1x A powerful new RISC-V microcontroller with mostly open RTL

Interested in trying out a Baochip-1x? The 'dabao' evaluation board is now taking pre-orders on Crowd Supply: www.crowdsupply.com/baochip/dabao

02.03.2026 16:04 πŸ‘ 48 πŸ” 11 πŸ’¬ 3 πŸ“Œ 8

Woop, placed my order. There are a few left. Excited for the BIO 🀘

03.03.2026 08:00 πŸ‘ 4 πŸ” 2 πŸ’¬ 0 πŸ“Œ 0
Preview
Synthesis Synthesis is the ASIC terminology of the week!

Synthesis is the #ASIC terminology of the week!
In the last month, Synthesis has been the 17th most popular out of 42 terms.

02.03.2026 19:12 πŸ‘ 3 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Video thumbnail

What if you could design your own microchip - and actually have it manufactured? Free if you live in switzerland! πŸ‡¨πŸ‡­

Get started with this 1 hour online workshop.

Go to tinytapeout.com/swisschips2026 to sign up!

02.03.2026 09:58 πŸ‘ 6 πŸ” 4 πŸ’¬ 1 πŸ“Œ 0

Yes

24.02.2026 18:33 πŸ‘ 0 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Preview
Standard cell Standard cell is the ASIC terminology of the week!

Standard cell is the #ASIC terminology of the week!
In the last month, Standard cell has been the 4th most popular out of 42 terms.

23.02.2026 19:23 πŸ‘ 4 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0

Blown away by the amazing entries to this ASIC competition!

18.02.2026 13:32 πŸ‘ 2 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Post image

Very happy to announce the winners of our demoscene competition! πŸ†

We had some amazing entries - check out what can be done in just a few square microns of silicon!

tinytapeout.com/competitions...

Thanks again to our judges and participants!

#silicon #demoscene #ASIC

18.02.2026 13:27 πŸ‘ 12 πŸ” 10 πŸ’¬ 1 πŸ“Œ 0
Preview
STA STA is the ASIC terminology of the week!

STA is the #ASIC terminology of the week!
In the last month, STA has been the 11th most popular out of 42 terms.

16.02.2026 19:11 πŸ‘ 4 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0

In just over an hour I'll be announcing the winners of the TT08 demoscene competition!

11.02.2026 16:55 πŸ‘ 5 πŸ” 0 πŸ’¬ 0 πŸ“Œ 1
Preview
Tiny Tapeout demoscene competition winners will be announced! YouTube video by Zero To ASIC Course

Join us tomorrow at 19:00 CET for the announcement of the TT08 demoscene competition winners!

www.youtube.com/live/il_qKTi...

10.02.2026 15:20 πŸ‘ 4 πŸ” 5 πŸ’¬ 0 πŸ“Œ 2
Preview
SPICE SPICE is the ASIC terminology of the week!

SPICE is the #ASIC terminology of the week!
In the last month, SPICE has been the 16th most popular out of 42 terms.

09.02.2026 19:27 πŸ‘ 1 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Post image

For our 12th Yosys User’s Group we’re inviting your questions! What have you always wanted to ask the team?

- Formal verification
- Synthesis
- Plugins / internals
- How to contribute
- Roadmap

Join us at 18:00 CET / 22:30 IST / 09:00 PT on Thursday 12th February.

09.02.2026 15:17 πŸ‘ 1 πŸ” 3 πŸ’¬ 1 πŸ“Œ 1
Simulating RF Reality: VNAs, OpenEMS, and an On-Chip Antenna Design with Ghaith
Simulating RF Reality: VNAs, OpenEMS, and an On-Chip Antenna Design with Ghaith YouTube video by Zero To ASIC Course

At RF, your circuit stops being β€œsmall” compared to the signal - and everything changes.

New video interview about RF design, VNAs, simulation, and on-chip antennas.

www.youtube.com/watch?v=2xSA...

06.02.2026 11:30 πŸ‘ 7 πŸ” 1 πŸ’¬ 0 πŸ“Œ 0
ULX3S PCB connected to computer monitor showing β€œHello, World! This is an Isle FPGA Computer UART test.”

ULX3S PCB connected to computer monitor showing β€œHello, World! This is an Isle FPGA Computer UART test.”

Work on 🏝️ Isle #FPGA computer input chapter continues. Here I’m testing UART with #ULX3S dev board.

03.02.2026 15:49 πŸ‘ 12 πŸ” 2 πŸ’¬ 1 πŸ“Œ 0

great write up!

04.02.2026 15:10 πŸ‘ 1 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Warp (tt08 demo submission)
Warp (tt08 demo submission) YouTube video by sylefeb

2/3) Amazingly my two entries work: 'Warp' and 'WhyNot' ; 'Warp' is my entry to the demoscene competition and 'WhyNot' was a crazy "let's do it in one day" last minute entry. Both work on actual ASIC!! How cool is that?

Preview of Warp: youtu.be/ELOYGwZgHnw

22.01.2026 19:48 πŸ‘ 1 πŸ” 2 πŸ’¬ 1 πŸ“Œ 0
Video thumbnail

Finally, we’re ready to announce the demoscene competition winners! πŸŽ‰

Join us live on Wednesday the 11th at 19:00 CET to find out who wonβ€”and to hear how our amazing judges chose the winners.

Click β€œNotify me” on the stream to get an alert when we go live:
www.youtube.com/live/il_qKTi...

04.02.2026 13:28 πŸ‘ 6 πŸ” 6 πŸ’¬ 1 πŸ“Œ 0
Post image

Greg Kroah Hartman won this years prize for excellence in open source!

#eosawards26

29.01.2026 19:07 πŸ‘ 0 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Post image

Jenny Molloy received special recognition for advocacy and awareness

29.01.2026 18:15 πŸ‘ 1 πŸ” 0 πŸ’¬ 1 πŸ“Œ 0
Post image

Daniel Stenburg at the EU open source awards #eosawards26

29.01.2026 17:42 πŸ‘ 2 πŸ” 0 πŸ’¬ 1 πŸ“Œ 0
Video thumbnail

Brits: you are nowhere near frightened enough of what's happening in the US right now and what UK politicians are promising with the help of Palantir and friends. From @ markmcposts on IG.

29.01.2026 07:45 πŸ‘ 669 πŸ” 362 πŸ’¬ 17 πŸ“Œ 31
Preview
Shuttle Shuttle is the ASIC terminology of the week!

Shuttle is the #ASIC terminology of the week!
In the last month, Shuttle has been the 18th most popular out of 42 terms.

26.01.2026 19:05 πŸ‘ 3 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Video thumbnail

Fly through video for ROM-less Cordic Engine design.

This design is on TTSKY25A shuttle by @tinytapeout.com

Made easy with BlenderGDS plugin - github.com/aesc-silicon...

@mattvenn.net @urishaked.bsky.social @aksharvastarpara.bsky.social

21.01.2026 18:17 πŸ‘ 8 πŸ” 3 πŸ’¬ 0 πŸ“Œ 0
Post image Post image

Happy to announce that Anton Maurovic's "Antonalog analog VGA" design on our experimental chip TTIHP0.3 has been tested and is working!

www.tinytapeout.com/chips/ttihp0...

#opensource #ASIC #TinyTapeout

21.01.2026 16:49 πŸ‘ 7 πŸ” 1 πŸ’¬ 0 πŸ“Œ 0

I hadn't heard of this RTL before! I've used NMOS as an example which is similar I think. Using a resistor instead of PMOSFET before the days of CMOS.

20.01.2026 13:12 πŸ‘ 1 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0

cool! but different type of RTL. I'm talking about Register Transfer Level, HDLs , Verilog that sort of thing.

20.01.2026 13:11 πŸ‘ 1 πŸ” 0 πŸ’¬ 0 πŸ“Œ 0
Preview
RTL RTL is the ASIC terminology of the week!

RTL is the #ASIC terminology of the week!
In the last month, RTL has been the 39th most popular out of 42 terms.

19.01.2026 19:03 πŸ‘ 5 πŸ” 0 πŸ’¬ 1 πŸ“Œ 0